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ABSTRACT
This report surveys the field of fault diagnosis and introduce s the
reader to some of the key algorithms and heuristic s currently in use. Fault
diagnosis is an important and a rapidly growing discipline. This is important
to the Jet Propulsion Laboratory's research efforts in the design of self-
repairable computer s because the pre sent diagnosis resolution of its fault-
tolerant computer is limited to a functional unit or processor. Better reso-
lution is necessary before failed units can become partially reuseable. The
approach that holds the greatest promise is that of resident microdiagnostics;
however, that presuppo se s a microprogrammable architecture for the com-
puter being self-diagnosed. The presentation here is tutorial and contains
examples. An extensive bibliography of some 220 entries is included.
JPL Technical Memorandum 33-567 vii
I. INTRODUCTION
The general field of system testing is an all-encompassing discipline
ranging from fabrication processes, parts testing, and production techniques
to the final system checkout. This report deals with the area of fault diag-
nosis as applied to digital computers and systems.
The term fault diagnosis includes both fault detection and fault location,
where fault detection is the proces s of determining whether or not the system
is fault-free, whereas fault location is the process of localizing the fault to
specific components, sets of components, module s, or subsystems, depend-
ing on the diagnostic resolution desired.
Early methods of fault diagnosis in digital computers consisted of diag-
nostic programs designed to periodically check the major functions of the
computer. Often this meant, at best, the testing of the instruction set of the
machine using representative sets of data and known corresponding results.
The most commonly used fault model to represent system failures is
the "line stuck at 1, line stuck at 0" model. This model assumes that fail-
ures are such that any line may become permanently stuck at logical 1 or
logical 0 level. This is denoted by s-a-l or s-a-O, respectively. This
model thus includes "lines open" type of failures and also the "shorted lines"
type of failures that are such as not to induc~ feedback as a re sult of the
short.
In general, the problem of fault diagnosis may be succinctly stated
thus: By applying signals to the inputs and observing the responses at the
outputs, it is determined whether or not the network is operating properly; if
not, it must be determined what changes from the norm have occurred.
JPL Technical Memorandum 33-567 1
2Exhaustive methods very quickly become unmanageable. If a network con-
sists of n edges, where each edge may be either fault-free, s-a-O, or
s-a-l, then the total number of possible "stuck-at ll faults amounts to 3n - I
or 3 n faults, including the null fault. If only single faults are considered,
then the total number of faults including the null fault is 2n + 1. As an
illustration, a NAND gate realization of an EXCLUSIVE-OR circuit consists
of 9 edges; thus, the total number of possible faults that ITlay arise are
39 = 19,663. However, if the single fault assumption is ITlade, the number
of faults reduces to 2 X 3 + 1 = 7.
In order to make the probleITl of fault diagnosis ITlore manageable,
various simplifying assumptions are ITlade, and algorithITls are developed
which are applicable to specific classes of digital networks or are ITlore effi-
cient under specific constraints than under other s. Typical subclas sifications
of digital networks indicate whether the network is combinatorial or sequen-
tial, and in the latter case whether it is synchronous or asynchronous;
whether the network has single or ITlultiple outputs; whether single or ITlul-
tiple faults are considered; whether there is fan-out or no fan-out, and if
there is fan-out, whether it is reconvergent or non-reconvergent; whether or
not the network is redundant; and, finally, whether the particular technique
This report describes Gedanken experiITlents of faulty machine identi-
fication, diagnosing and homing experiments, Armstrong's equivalent norITlal
form test generation method, the Boolean Difference techniques, Roth's
D-Algorithms, and the newly evolving branch of microdiagnostics. Finally,
an extensive bibliography of fault diagnosis has been compiled.
II. GEDANKEN EXPERIMENTS - SEQUENTIAL MACHINES
The material presented here is based on the work of E. F. Moore
entitled !!Gedanken - ExperiITlents on Sequential Machines ii and also that of
A. Gill. In Gedanken experiments th,e finite - state sequential machine is
considered to be a "black box" with inputs to which stiITluli can be applied
and outputs on which the responses may be observed. Only in this way can
the behavior, characterization, and contents of the black box be deterITlined.
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III. MACHINE AND FAULT IDENTIFICATION EXPERIMENTS
In the problem of identifying the fault of a machine, the faulty ver sion
of the machine is simply regarded as another machine. Thus, the set of all
possible failed machines under the class of known faults and the fault-free
machine constitutes a class of machines. The experiment is to identify the
particular unknown failed machine from this set of machines. A subproblem
to the machine identification problem is that of state identification. In the
latter case the complete state transition table of the finite- state sequential
machine is known, and the problem is to determine its initial state, or, in
the case of the homing experiment, to be able to drive it into a known state.
In solving problems of fault identification both the machine identification and
the state identification technique s are used.
The procedure is as follows. From the known machine M which may
malfunction in a set of known ways, the pos sible faulty machine s M l , M l , ...
are characterized by, e. g., specifying their transition tables. These faulty
machine s are then r educed to their minimal form and constitute an exclusive
class of .machines {Ml , M l , ... , M n } such that no state in M i is equivalent
to any state in M j (j ~ i). The disjunction machine .D.M of M l , M 2 , ... , M n
is then formed. The fault identification problem in the original machine M
is now reduced to that of identifying the final state, i. e. , conducting a homing
experiment on the machine .D.M.
IV. DIAGNOSING AND HOMING EXPERIMENTS
Figure 1 illustrates the theory underlying diagnosing and the allied
problem of homing. The pertinent te rms are ordered from the simple and
obvious to the more complex and unobvious and are defined as follows:
Experiment. The process of applying input sequences to the input ter-
minals of a machine, observing the resulting output sequences, and drawing
conclusions based on these observations.
Preset Experiment. An experiment in which the applied input
sequence is completely determined in advance.
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Adaptive Experiment. An experiment in which the applied input
sequence is composed of two or more subsequences, each subsequence
(except the first) being determined on the basis of the previous response.
Copy. A machine is a copy of another machine if both have identical
transition table s, and if both are at the same state before experiments com-
mence.
Simple Experiments. Experiments in which only one copy of the
machine is required.
Multiple Experiments. Experiments in which more than one copy of
the machine is required.
Length of an Experiment. The total number of input symbols applied
in the course of the experiment.
Order of an Experiment. The number of input sequences of which the
experiment is composed.
Multiplicity of an Experiment. The number of copies required of the
machine under investigation. (Note: a simple experiment is an experiment
of multiplicity = 1; a multiple experiment is an experiment of multiplicity
~ 2L
Diagnosing Problem. Machine M in one of the states {sl'
transition table known, to find this state.
4
Horning Problem. Machine M in one of the state s {s I'
transition table known, to pass M into a known state.
Diagnosing Experiment. An experiment that solves the diagnosing
problem.
Horning Experiment. An experiment that solves the homing problem.
(Note: every diagnosing experiment is also a homing experiment; the con-
ver se is not true. )
Admis sible Set A(M). Of machine M, the set of state s 4s 1 ' s~ ~
, .1. ~~.I.. I
one of which is the initial state of M.
Admissible States. The states in the admissible set A(M).
m- Wise Diagnosing Problem. The problem of identifying the initial
state of M whe re A(M) is arbitrarily m.
JPL Technical Memorandum 33-567
Pair- Wise Diagnosing Problem. The problem of identifying the initial
state of M where m = 2.
Diagnosing Seguence. For {siO' SjO} is an input sequence of length
n - 1 or less which, when applied to M in siO and M in SjO' yields distinct
output sequences.
Minimal Diagnosing Seguence. E(siO' SjO) for the pair {siO' SjO} in a
diagnosing sequence of length £ where siO are 1. distinguishable and (£ - 1)
equivalent (l ~ 1. ~ n - 1).
An Example
To find the minimal diagnosing sequence E( 1,2) for the pair of state s
{I, 2} of the machine M whose state diagram is as shown in Fig. 2. First
construct the P k tables. P k is the partition of S according to the k-equiva-
lence of states in S. By observation of Fig. 2, the state transition table
shown in Fig. 3a is derived. We apply the following algorithm:
Algorithm
To determine minimal diagnosing sequences for state pairs.
(l) Construct P k tables.
Find .e such that siO' s jO are adjoint rows in P.e -1 and disjoint in
P.e. Let k = l.
(2) If (P. - k) > 0 go to step 3.
If (J.. k) = 0 E k is given the heading of any column in the Zv
subtable of M such that rows sik-l' Sjk_l are distinct.
E
ul ' E u2 ' .. ', E uk is the minimal diagnosing sequence for
{siO' SjO}·
(3) E
uk is the heading of any column in P£-k such that rows
Sik_l' Sjk_l in this column have differently subscripted entries.
These entries are sik' Sjk'
Increment k by I and return to step 2.
Now, having already constructed the P k tables, we start from the P 3 that is
the last table in which rows I and 2 are adjoint. Rows I and 2 in the P 3 table
have distinct subscripts in entries 4c and 5d which appear in column 13. 13,
then, is the first symbol in E(l, 2). In the P 2 table, rows 4 and 5 have
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distinct subscripts in entries 3b and 2a which appear in column cr. 0', then,
is the second symbol in EO, 2). In the PI table, rows 3 and 2 have distinct
subscripts in entries 5b and la, which appear in column 0'. cr, then, is the
third symbol in EO, 2). Alternatively, 13 could have been cho sen as the third
symbol, since rows 3 and 2 have distinct subscripts in entries la and Sb,
which appear in column 13. In the Z subtable, rows I and 5 have distinct
v
entrie s (0 and 1) in column 0'. 0', then, is the fourth and last symbol in
EO,2). Thus, 0,2) is either j3O'O'O' or 130'130'. From the Po table or Fig. 2 it
can be readily verified that when j3crcrO' is applied to M at state I and state 2
the last output symbol is I and 0, respectively. Consequently, if {I, 2} is the
admissible set of M, the distinguishing experiment may be conducted by
applying j3crcrcr and observing the last output symbol. If this symbol is 1, the
initial state is I; if this symbol is 0, the initial state is 2.
The minimal diagnosing sequences for all pairs of states {siO' SjO} in
M are listed in Table 1. The last two columns in this table indicate the last
output symbols Z. and Z. observed when the minimal diagnosing sequence is
1 J
applied to sio and SjO' respectively.
V. EQUIVALENT NORMAL FORM ( ENF)
The ENF method is that of Armstrong (966). The equivalent normal
form is an equivalent two-level circuit representation that corresponds to a
multi-level circuit. It is a test generation method well suited to the selection
of efficient (near minimal) test sets. It is easily programmable on a com-
pute r; however, it become s unmanageable for large circuits. The ENF
method has not been proved to be algorithmic; however, a counter example
has not been discove red.
A. ENF Method
To construct ENF of a combinational circuit with single output:
6
0) Write the Boolean expression for the circuit. Corresponding to
each gate G. of the circuit, ther e shall be a pair of parenthe se s
J
in the expression, the parentheses being labeled with the sub-
script j. The subexpression corresponding to G. shall be en-
J
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closed in parentheses. All literals in the Boolean expression
will denote input variables.
(2) Expand to sum-of-products normal form. When a pair of paren-
theses is removed, its associated label is attached to each literal
inside the parentheses as a subscript. No redundant terms are
removed.
An example is shown in Fig. 4, where
f = [((A· B) I + (B· C) 2)3 D] ~
= [(AI' B 1 + B 2 . C 2) 3 DJ~
= ((AU B l3 + B 23 C 23)' D)~
=
=
=
=
=
I
A
0'
which is the ENF sum-of-products form where 0', 13, and yare path from
inputs to the circuit output. The ENF form is realized by the two-level
AND-OR circuit shown in Fig. 5.
B. ENF Theorem
A test for a literal appearance in the ENF sensitizes the corresponding
path in the circuit. Thus, if a set of literal appearances can be selected
whose corresponding paths together contain every vertex of the circuit, and
if a set of tests can be found which tests at least one appearance of each
literal for the S-a-l and S-a-O faults, then the set of te sts detects every
fault of the circuit.
GIG3G4 beginning at A.
in the above the test for a S-a-l fault for the literal AI
0'
O. From the theorem this input vector
For example,
I I I I
is A = 0, B = 0, C = 1 and D =
(0,0, I, 0) sensitizes the path 0'; i. e. ,
JPL Technical Memorandum 33 - 567 7
VI. BOOLEAN DIFFERENCE ALGORITHMS
The Boolean difference method first applied to fault-diagnosis by
Seller s et al. (1967) has been described by Ake rs (I 9 59) and also by Amar
and Condulmari (I967). Unlike the tabular or exhaustive search methods
de scribed earlier, Boolean difference approach is an elegant systematic
equation-solving procedure. Algorithms have been implemented which can
handle combinational networks with up to fifty primary input and output
variables. Boolean difference techniques have also been extended to gener-
ate test patterns for asynchronous sequential circuits.
A. Basic Concept
If f(x l , ... , x n) is a switching function of the n variables Xl'
then the Boolean difference is defined as:
x
n
x )/dx. = df(X)/dx.
n 1 1
Llf(x l , ... , x.,= 1
which is also equivalent to
x )
n
This implies that Boolean difference df(X)/dx. is a function of (n - 1) variables
1
From the definition of EXCLUSIVE-OR function it follows that when
df(X)/dx. = 1
1
f(x l , .", 1,
and when df(X)/dx. = 0
1
\ I ~, 0 )
x ) T 1\X1 , .'., ,"', xn n
8
Thus df(X)/dx. = 1 is a condition for f(X) being dependent on the value
1
of x.. Which implies that a change at x. always causes a change at f(X)
1 1
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when df(X)/dx. = 1, and x. does not cause a change at f(X) when
1 1
df(X)/dx. = O. Hence df(X)/dx. = 1 is a sufficient condition for the path
1 1
from x. to F to be sensitized.
1
In general, df(X)/dx. is neither 1 nor 0 but some Boolean function not
1
containing x.; hence, input test patterns may be selected in order to satisfy
1
the condition df(X)/dx. = 1. Now, since df(X)/dx. is independent of x. in
11
general, two, i. e., a pair of test patterns, can be selected corresponding to
in one case x. = 1 and in the other x. = O.
1 1
The Boolean difference approach may be used to detect inversion-type
faults (l - 0, 0 - 1) in addition to the conventional "stuck-at" faults.
An example of Boolean difference is shown in Fig. 6. We seek to find
the conditions under which an error in xl causes an error at the output.
Solution
using the property
d(A + B)/dx. = A dB/dx. EEl B dA/dx. EEl dA/dx.. dB/dx.
1 1 1 1 1
Now, using the property
d(A . B)/dx. = A dB/dx. EEl B dA/dx. EEl dA/dx.. dB/dx.
1 1 1 1 1
which, from the property (dA/dx. = 1 if A depends only on x.)
1 1
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10
This is the condition when an error in xl causes an erroneous output.
The input te st patterns for detecting failure at xl are (xl' x 2 ' x 3 ' x 4 ) =
(0,1,0,0) and (1,1,0,0).
B. COITlInents on the Boolean Difference
The astute reader will have observed that the Boolean difference con-
cerns itself with only input variables, and the reader may well ask how does
one generate te st patterns for "internal" fa ilure s? The solution is to break
the circuit at that point and consider it as an extra input to the circuit.
Having obtained test patterns for this extra input one works backward to
specify the test patterns, using only the original circuit inputs. Also, it is
possible to form a two-level equivalent circuit of any multi-level circuit (see
Subsection V, Equivalent Normal Form). Also, partial Boolean difference,
Boolean difference chains, and Boolean difference of multiple variables have
been defined. Application of Boolean difference to sequential circuit uses a
similar approach to that of the D-algorithm of fir st modeling the circuit using
the Moore model and cutting the feedback lines to reduce the model to an
equivalent combinational circuit during delta time intervals. A summary of
some basic properties of Boolean difference is found in Table 2.
Reference s on the Boolean diffe rence are found in Bibliography entrie s
2,3,10,11,44,65,91,92,93,94,134,135,152,190,191, and 192.
VII. D-ALGORITHM
The D-algorithm is the fir st method for generating te sts for nonredun-
dant combinational circuits that has been proved to be algorithmic; i. e., if a
test exists for detecting a failure, then by the application of the D-algorithm
one can find this test. The D-algorithm was formulated by J. p. Roth (see
Bibliography entries 169, 170, 178, 180) and is preci sely and elegantly
expressed in terms of the calculus of cubical complexes. The D-algorithm
is a systematic application and extension on the basic concept of path sensi-
tization and is a logical culmination of Eldred's pioneering work. Besides
algorithms for generating tests for specific faults Roth's program
TESTDETECT solves the related problem of enumerating the set of all faults
JPL Technical Memorandum 33- 567
that a particular te st can detect. Finally the D-algorithm has been extended
to apply to asynchronous sequential logic by transforming the problem of
finding a single failure in the sequential circuit to that of finding multiple
failures in an ite rative combinational circuit constructed from the sequential
model by the cutting of all its feedback line s. The D-algorithms DALG and
DALG II, as well as their extensions: the sequential circuit heuristics,
known as iterative test generator (ITG) and macroblock test generator (MTG)
have been programmed in the APL language.
It should be noted that since the D-algorithm guarantees obtaining tests
for non- redundant combinational networks then by implication the D-algorithm
may also be used to detect redundancy of de sign in combinational circuits for
which complete tests are not generatable.
A. D-Algorithm Definitions
Singular cover is a rearranged compact form repre sentation of a
truth-table (an x is used to denote that the corresponding variable may be a
1 or 0).
Singular cube rows of singular covers are termed singular cubes.
D-cubes represent the input-output behavior of the failing as well as
the good circuit.
Primitive D-cubes of a logic block (element) is a subset of D-cubes
defined as those D-cubes having a D or D on the output coordinate.
Primitive D-cube of failure is the particular primitive D-cube of a
failing block. These are determined by both the logic function and the
as sumed failure of the block.
D-drive is the ope ration of constructing a D-path or set of D-paths
(sensitized path) from the failed block to a primary output.
D-frontier consists of all the blocks in the circuit having DI s or Dr s
on some of their inputs and XI s on their outputs.
Consistency operation is the justification of all 0, 1 value s imposed
during D-drive in terms of primary-input values.
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D- signals are 5-valued logic (0, 1, X, D, D) used to de scribe the behavior
of a circuit with failures. The sy:mbol D (D) denotes a logical value which is
1 (0) in the good circuit and 0 (l) in the circuit with failure.
B. Algorith:m to For:m Pri:mitive D-cubes Fro:m Singular Covers
Step 1. Intersect cubes (rows) of the singular cover, these cubes :must
have different output values.
Step 2. The intersection rules of the input values are:
1 n 0 = D
0 n 1 = D
X n X = X
0 n 0 = 0 X = X n 0 = 0
1 n 1 = 1 X = X n 1 = 1
C. Algorith:m to For:m Pri:mitive D-cubes of Failure
Step 1. Use cubes of the singular cover.
Step 2. Inter sect pair s of cube s.
Step 3. Use sa:me intersection rules as the algorith:m to for:m
pri:mitive D-cubes.
Step 4. Select one cube of each pair fro:m the singular cover, the
other :me:mber is the carre sponding cube fro:m the singular
cover of the failed gate.
Step 5. Assign bars by the following convention: A vertex of the
intersection have value D if the vertex has value 0 in the
cube of the failure- free block, and value 1 in the cube of the
failed block. All other cases are assigned values D.
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Example
Given the truth table for the INHIBIT- NOT logical block:
1 2 3
001
1
2
o 1 0
3
101
III
(1) To dete rmine its singular cover:
Singular cover 1 2 3
0 1 0
X 0 1
1 X 1
(2) To determine the primitive D-cubes:
Primitive D-cube 1 2 3 its dual 1 2 3
D 1 D D 1 D
0 D D 0 D D
D D D D D D
This is determined from the 0 -cube 0 1 0 in the singular
cover, which is used as the generator. Generators have the
prope rty that a change in a single input must force a change in
the output. A change in either input or block inputs cause s a
change in the output.
A change in input 1:
1
t
1 1 nIX 1 = 11
t
D 1
1
I
D
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A change in input 2:
o
t
o 1 n x 0 1 = o 0
•o
1
I
D D
14
A change in inputs 1 and 2:
101 n XO 1 = 1 01
t .----.J
D D D
D. Circuit- Labeling Convention
(1) Assign an integer label to each vertex of the circuit.
(2) Designate gates (blocks) by the label of the vertex corresponding
to its output. Note: each vertex corresponds to either a priITlary
input signal or a gate output signal.
(3) Assign vertex nUITlber by using the l'leveling rule" which is that
the integer associated with a block shall be greater than the
integer s of all ve rtice s which feed it.
E. D-AlgorithITl (DALG-II)
Start by applying apriITlitive D-cube of failure at the failing block
(logic eleITlent), thus obtaining a D or D at its output.
(The goal is to construct aD-path (sensitized path) or set of D-paths,
froITl the failed block to a priITlary output, an operation called D-drive.)
Initially the D-frontier (defined to consist of all the blocks in the cir-
cuit having D's or DI s on SOITle of their inputs and XI s on their outputs) con-
sist of the successors of the failed block. The D-frontier is then ITloved
toward the priITlary outputs by applying suitable priITlitive D-cubes to the
blocks in the D-frontier thus advancing the D-frontie r itself, until a D or
D has been iITlposed on a priITlary output. At this point, a connected D-path
has been established froITl the failed block to the priITlary output, and the
D-drive is terITlinated.
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Now, all 0,1 values imposed during D-drive have to be justified in
terms of the primary-input values. This is accomplished by the consistency
operation; i. e. , iteratively applying suitable singular cubes to all blocks
having output values not justified by their inputs, if this is possible, until
all 0, 1 signals have been driven back to primary inputs. An example is
shown in Fig. 8.
To construct a test for "line 7 s-a-O," first the primitive D-cube of
failure liD is used to impose values liD on lines I, 2 and 7. The
primitive D-cube DOD is then applied, thus driving a D through block 9.
As a consequence, a 0 must be imposed on line 3. The D on line 9 is now
driven to the primary-output 12 by applying to lines 9, 10 and 12 the primi-
tive D-cube D 0 D. This completes the D-drive. The consistency oper-
ation now amounts to justifying the 0 value on line 10. This is done by
imposing a 0 on line 4. The obtained test for 117 s-a-O" is 1100xx.
References on D-algorithms are found in Bibliography entries 18, 19,
20,39,43,65,67, 154, 161, 169, 170, 171, 173, 174, 175, 176, 177, 178,
180, and 186.
VIII. MICRODIAGNOSTICS
Microprogram routine s stor ed in read-only memorie s, in contrast to
the traditional control unit (CPU) of the classical computer, act as the master
control governing at the gate level the data flow of the machine.
The traditional machine language diagnostic s consisting of function
tests, measurements tests, utility programs, and diagnostic monitors apply
at the level of machine instructions and data words. However, microdiag-
nostics or diagnostic microprograms have a much finer resolution in that
the data paths are controlled at the gate level thus enabling the application of
diagnostic tests at the circuit level. Another advantage is that the amount of
hard core (or unaccessible circuitry) is drastically reduced.
An example of the application of microdiagnostics is the IBM System
360 model 85. Its diagnostic routines are written in a microinstruction
language and are executed out of a read-and-write form of control storage.
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They claim that 85% of all failures in the model 30 CPU are fault-locatable to
four or less SLT cards.
In the author's view, the approach that holds the greatest promise for
the diagnosis of closed (inaccessible to human intervention) computer system
is that of resident microdiagnostic; however, that presuppo se s a micropro-
grammable architecture of the computer being self-diagnosed.
References on microdiagnostics are found in Bibliography entries 8,
31, 79, and 96.
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Table l. Minimal diagnosing sequences for state pairs in M
siD SjO E( siD' SjO) z. z.1 J
1 2 f3 Q'CW' 1 0
1 3 Q'Q' 0 1
1 4 Q' 0 1
1 5 Q' 0 1
2 3 Q'Q' 0 1
2 4 Q' 0 1
2 5 Q' 0 1
3 4 Q' 0 1
3 5 Q' 0 1
4 5 Q'Q'Q' 1 0
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Table Z. A summary of some ba sic propertie s of Boolean difference
x ) ffi f(x . .. x. ... x)
n I' '1' 'n
df(X)/dx. = f(x I , ... , I, . .. x) ffi f(x 0, x )1 'n I' n
df(X)/dx. = 0 if f(X) is independent of x.1 1
df(X)/dx. = I if f(X) depends only on x.1 1
df(X)/dx. = df(X)/dx.1 1
df(X)/dx. = df(X)/dx.1 1
dd (df(X)/dx.) d (df(X)/dx.)= dx.x. J 1
1 J
d(f(X) G(X))/dx. = f(X) dG(X)/dx. ffi G(X) df(X)/dx. ffi df(X)/dx. dG(X)/dx.
1 1 1 1 1
34
d(f(X) + G(X))/dx. ={(X) dG(X)/dx. ffi G(X) df(X)/dx. ffi df(X)/dx.. dG(X)/dx.
1 1 1 1 1
d(f(X) ffi G(X))/dx. = df(X)/dx. ED dG(X)/dx.
1 1 1
d(f(X) . G(X))/dx. = f(X) dG(X)/dx. if f(X) is independent of x.
1 1 1
d(f(X) + G(X))/dx. = f(X) dG(X)/dx. if f(X) is independent of xl'
1 1
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DIAGNOSING HOMING
/ """ / """SINGLE MUL TIPLE SINGLE MUL TlPLE/\ /\ /\ 1\
PRESET ADAPTIVE PRESET ADAPTIVE PRESET ADAPTIVE PRESET ADAPTIVE
Fig. 1. Clas sification of identification experiments
a/O
~/1 ~/1
Fig. 2. Machine M transition diagram
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(c) P2
~ Z Sv+lv
S {3v a a {3
I 0 1 1 4
2 0 I ] 5
3 0 1 5 1
4 1 I 3 4
5 I 1 2 5
-======-----
Sv+1
L] S
v a {3
I 10 4b
0 2 io 5b
3 5b 10
4 30 4b
b
5 20 5b
~ \+1L2 a {3
1 10 4c
0
2 10 5c
b 3 5c 1c
4 3b 4c
c
5 20 5c
L 3~ \+1a {3
I 10 4c
0
2 10 4d
b 3 5d 10
c 4 3b 4c
d 5 20 5d
L 4~ \+1a {3
0 1 10 4d
b 2 10 5e
c 3 5e 10
d 4 3c 4d
e 5 2b 5e
Po TABLE DETERMINED FROM FIGURE 2
PI TABLE (DETERMINED FROM THE Po TABLE).
THE RESPONSE SUBTABLE IS NOT SHOWN
AGAIN. L l' THE I-EQUIVALENCE
CLASSES ARE FORMED BY ADJOINING
THOSE STATES IN THE TRANSITION TABLE
HAVING IDENTICAL ROWS IN THE
RESPONSE SUBTABLE i.e., STATES ARE
ADJOINT IN PI IF AND ONLY IF, FOR
EVERY INPUT SYMBOL, THEY YIELD
IDENTICAL OUTPUT SYMBOLS
P2 TABLE (DETERMINED FROM THE PI TABLE).
L2' THE TWO-EQUIVALENCE CLASSES ARE
FORMED BY ADJOINING THOSE ADJOINT
STATES IN THE PI TABLE THAT HAVE
IDENTICAL SUBSCRI PT ROWS. DI SJO INT
ROWS IN P
1
REMAIN DISJOINT IN P2
P4 TABLE CANNOT BE REFINED FURTHER,
SI NCE THE EQUIVALENCE CLASSES HAVE
NO ADJOINT ROWS WITH DISTINGUISHABLE
SUBSCRIPT ROWS. THE MOST REFINED
PARTITION P= P4 .
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Fig. 3. P k tables
JPL Technical Mem.orandum. 33-567
~~I-:__...r-__....8_3__--D={)- f
Fig. 4. Example of ENF of a combinational
circuit with single output
A'
a
B'
'13
c'{3
B'a
x3-------......
X4 ----------'
D~----------------"'"
Fig. 5. Two-level AND-OR circuit
Fig. 6. An example of Boolean difference
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Block Truth Singular Prilllitivetable cover D-cubes
2 3 2 3 2 3
~=rr-3 D D
0 0 0 X 0 1 D D
AND 0 0 X 0 0
0 0 0
2 3 Z 3 Z 3
~::rr3 0 0 D D
0 0 X D D
NAND 0 X 0
0 0
2 3 2 3 Z 3
~:::j)-3 0 0 0 D 0 D
0 0 X 0 0 D D
NOR 0 0 X 0
0 0
Z 3 Z 3 2 3
~=!r-3 0 0 0 D 0 D
0 X 0 D D
OR 0 X
0 0 0
l--{>-Z
2 Z
0 X X
NOT 0
Fig. 7. Singular covers and primitive D-cubes of
some common logic blocks
9
L""+12~ f--------------t!---
Fig. 8. Example of D-algorithm to construct
test for "line 7 s-a-O"
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